

## **Cost-Effective OTP MCU**

# BX66R002/BX68R002

Revision: V1.00 Date: February 24, 2025



# **Table of Contents**

Features	5
CPU Features	
Peripheral Features	5
General Description	6
Selection Table	6
Block Diagram	7
Pin Assignment	7
Pin Description	
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics	
Standby Current Characteristics	
Operating Current Characteristics	
A.C. Characteristics  High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator – LIRC – Frequency Accuracy	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	
-	
A/D Converter Electrical Characteristics – BX66R002 Only	
LVR Electrical Characteristics	
Power-on Reset Characteristics	17
System Architecture	18
Clocking and Pipelining	18
Program Counter	
Stack	
	20
Arithmetic and Logic Unit – ALU	20
Arithmetic and Logic Unit – ALU  OTP Program Memory	∠0
-	
OTP Program Memory  Structure  Special Vectors	20 21
OTP Program Memory Structure Special Vectors Look-up Table	20 21 21
OTP Program Memory Structure Special Vectors Look-up Table Table Program Example	20 21 21
OTP Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP	20 21 21 21
OTP Program Memory Structure Special Vectors Look-up Table Table Program Example	20 21 21 21
OTP Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP	202121212121
OTP Program Memory  Structure  Special Vectors  Look-up Table  Table Program Example  In Circuit Programming – ICP  On-Chip Debug Support – OCDS  Data Memory  Structure	20212121222324
OTP Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS  Data Memory	20212121222324

# BX66R002/BX68R002 Cost-Effective OTP MCU



Special Function Register Description	26
Indirect Addressing Register – IAR0	
Memory Pointer – MP0	26
Accumulator – ACC	27
Program Counter Low Byte Register – PCL	27
Look-up Table Registers – TBLP, TBLH	27
Status Register – STATUS	27
Oscillators	28
Oscillator Overview	
System Clock Configurations	29
Internal High Speed RC Oscillator – HIRC	29
Internal 32kHz Oscillator – LIRC	29
Operating Modes and System Clocks	30
System Clocks	
System Operation Modes	30
Control Register	32
Operating Mode Switching	33
Standby Current Considerations	36
Wake-up	36
Watchdog Timer	37
Watchdog Timer Clock Source	
Watchdog Timer Control Register	37
Watchdog Timer Operation	38
Reset and Initialisation	39
Reset Functions	39
Reset Initial Conditions	41
Input/Output Ports	43
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	44
Pin-shared Functions	44
I/O Pin Structure	47
Programming Considerations	48
8-bit Timer/Event Counter	48
Timer/Event Counter Input Clock Source	
Timer/Event Counter Registers	
Timer/Event Counter Operating Modes	52
16-bit Timer/Event Counter	
Timer/Event Counter Input Clock Source	
Timer/Event Counter Registers	
Timer/Event Counter Operating Modes	
Programming Considerations	



Analog to Digital Converter – BX66R002	62
A/D Converter Overview	62
A/D Converter Register Description	62
A/D Converter Reference Voltage	64
A/D Converter Input Signals	65
A/D Converter Operation	65
Conversion Rate and Timing Diagram	66
Summary of A/D Conversion Steps	67
Programming Considerations	67
A/D Conversion Function	67
A/D Conversion Programming Examples	68
Interrupts	70
Interrupt Registers	70
Interrupt Operation	72
External Interrupt	73
Timer/Event Counter Interrupt	73
A/D Converter Interrupt – BX66R002	73
Time Base Interrupt	74
Interrupt Wake-up Function	75
Programming Considerations	75
Configuration Options	76
Application Circuits	76
Instruction Set	77
Introduction	
Instruction Timing	77
Moving and Transferring Data	77
Arithmetic Operations	77
Logical and Rotate Operation	78
Branches and Control Transfer	78
Bit Operations	78
Table Read Operations	78
Other Operations	78
Instruction Set Summary	79
Table Conventions	
Instruction Definition	81
Package Information	90
8-pin SOP (150mil) Outline Dimensions	
10-pin SOP (150mil) Outline Dimensions	
16 nin NSOP (150mil) Outline Dimensions	03



### **Features**

#### **CPU Features**

- · Operating voltage
  - $f_{SYS}$ =8MHz: 2.0V~5.5V
- Up to 0.5  $\mu s$  instruction cycle with 8MHz system clock at  $V_{\text{DD}}\!\!=\!\!5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillator types
  - Internal High Speed 8MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- 2-level subroutine nesting
- · Bit manipulation instruction

### **Peripheral Features**

- OTP Program Memory: (1K-16)×14
- Data Memory: 64×8
- Watchdog Timer function
- Up to 8 bidirectional I/O lines
- Single external interrupt line shared with I/O pin
- Single 8-bit programmable Timer/Event Counter with PWM output
- Single 16-bit programmable Timer/Event Counter
- · Single Time-Base function for generation of fixed time interrupt signals
- Low voltage reset function
- 4 external channel 8-bit resolution A/D converter (only for BX66R002)
- Package types: 8/10-pin SOP

Rev. 1.00 5 February 24, 2025



### **General Description**

The devices are OTP type 8-bit high performance RISC architecture microcontrollers, designed for cost-effective product applications.

Analog features include a multi-channel 8-bit A/D converter function. Two extremely flexible Timer/Event Counters providing functions for timing, event counting and pulse width measurement functions. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal high and low speed oscillators are provided and the two fully integrated system oscillators require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features, Time-Base function along with many other features ensure that the devices will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.

### **Selection Table**


Most features are common to these devices, the main feature distinguishing of them is A/D converter function. The following table summarises the main features of each device.

Part No.	VDD	ROM	RAM	I/O	Ext. Int.	Timer	Time Base	Stack	A/D	Package
BX66R002	2.0V~ 5.5V	(1K-16)×14	64×8	8	1	8-bit×1 16-bit×1	1	2	8-bit×4	8/10SOP
BX68R002	2.0V~ 5.5V	(1K-16)×14	64×8	8	1	8-bit×1 16-bit×1	1	2	_	8/10SOP


Rev. 1.00 6 February 24, 2025




### **Block Diagram**



## **Pin Assignment**







Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.

- 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins. It should be noted that the OCDS EV chip BX6XV002 (Flash type) can be selected by the configuration options for BX68R002 (OTP type) or BX66R002 (OTP type) device.
- 3. For the less pin-count package type there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.
- 4. The VPP pin is the High Voltage input for OTP programming and only available for the BX66R002 or BX68R002 device.

### **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

#### BX66R002

Pin Name	Function	ОРТ	I/T	O/T	Description
PA0/INT/TC0/ PWMO/AN0/ICPDA	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT	INTEG INTC0 PAS0 IFS	ST	_	External interrupt input
	TC0	PAS0 IFS	ST	_	Timer/Event Counter 0 clock input
	PWMO	PAS0	_	CMOS	PWM signal output
	AN0	PAS0	AN	_	A/D Converter external input channel
	ICPDA	_	ST	CMOS	ICP Data/Address pin
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA1/TC0/PWMOB/ AN1/VREF	TC0	PAS0 IFS	ST	_	Timer/Event Counter 0 clock input
AIVI/VIXEI	PWMOB	PAS0	_	CMOS	PWM signal inverter output
	AN1	PAS0	AN	_	A/D Converter external input channel
	VREF	PAS0	AN	_	A/D Converter external reference voltage input

Rev. 1.00 8 February 24, 2025



Pin Name	Function	OPT	I/T	O/T	Description
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA2/INT/PWMO/ ICPCK/AN2	INT	INTEG INTC0 PAS0 IFS	ST	-	External interrupt input
	PWMO	PAS0	_	CMOS	PWM signal output
	ICPCK	_	ST	_	ICP clock pin
	AN2	PAS0	AN	_	A/D Converter external input channel
	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA3/INT	INT	INTEG INTC0 IFS	ST	_	External interrupt input
PA4	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA5/INT/PWMOB/ AN3	INT	INTEG INTC0 PAS1 IFS	ST	_	External interrupt input
	PWMOB	PAS1	_	CMOS	PWM signal inverter output
	AN3	PAS1	AN	_	A/D Converter external input channel
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA6/TC1/PWMO	TC1	PAS1 IFS	ST	_	Timer/Event Counter 1 clock input
	PWMO	PAS1	_	CMOS	PWM signal output
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up. This I/O is pin-shared with VPP and could result in increased current consumption if it is set to output high.
PA7/INT/TC1/RES/	INT	INTEG INTC0 IFS	ST	_	External interrupt input
	TC1	IFS	ST		Timer/Event Counter 1 clock input
	RES	СО	ST		External reset input
	VPP		PWR		High Voltage input for OTP programming, not available for EV chip
VDD	VDD	_	PWR		Positive power supply
VSS	VSS	_	PWR	_	Negative power supply, ground

Legend: I/T: Input type; O/T: Output type; OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; CMOS: CMOS output; CO: Configuration option; AN: Analog signal.



### BX68R002

Pin Name	Function	ОРТ	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA0/INT/TC0/ PWMO/ICPDA	INT	INTEG INTC0 PAS0 IFS	ST	_	External interrupt input
	TC0	PAS0 IFS	ST	_	Timer/Event Counter 0 clock input
	PWMO	PAS0	_	CMOS	PWM signal output
	ICPDA	_	ST	CMOS	ICP Data/Address pin
DA 4/TOO/DIA/MOD	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA1/TC0/PWMOB	TC0	PAS0 IFS	ST	_	Timer/Event Counter 0 clock input
	PWMOB	PAS0	_	CMOS	PWM signal inverter output
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA2/INT/PWMO/ ICPCK	INT	INTEG INTC0 PAS0 IFS	ST	_	External interrupt input
	PWMO	PAS0	_	CMOS	PWM signal output
	ICPCK	_	ST	_	ICP clock pin
	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA3/INT	INT	INTEG INTC0 IFS	ST	_	External interrupt input
PA4	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA5/INT/PWMOB	INT	INTEG INTC0 PAS1 IFS	ST	_	External interrupt input
	PWMOB	PAS1	_	CMOS	PWM signal inverter output
PA6/TC1/PWMO	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
AU/ I C I/F VVIVIO	TC1	IFS PAS1	ST	_	Timer/Event Counter 1 clock input
	PWMO	PAS1	_	CMOS	PWM signal output

Rev. 1.00 February 24, 2025



Pin Name	Function	OPT	I/T	O/T	Description
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up. This I/O is pin-shared with VPP and could result in increased current consumption if it is set to output high.
PA7/INT/TC1/ RES/VPP	INT	INTEG INTC0 IFS	ST	_	External interrupt input
	TC1	IFS	ST	_	Timer/Event Counter 1 clock input
	RES	CO	ST	_	External reset input
	VPP	_	PWR	_	High Voltage input for OTP programming, not available for EV chip
VDD	VDD	_	PWR	_	Positive power supply
VSS	VSS	_	PWR		Negative power supply, ground

Legend: I/T: Input type;

O/T: Output type;

OPT: Optional by register option;

PWR: Power;

ST: Schmitt Trigger input;

CO: Configuration option;

CMOS: CMOS output.

#### **BX6XV002**

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA0/INT/TC0/ PWMO/AN0/	INT	INTEG INTC0 PAS0 IFS	ST	_	External interrupt input
ICPDA	TC0	PAS0 IFS	ST	_	Timer/Event Counter 0 clock input
	PWMO	PAS0	_	CMOS	PWM signal output
	AN0	PAS0	AN	_	A/D Converter external input channel
	ICPDA	_	ST	CMOS	ICP Data/Address pin
PA1/TC0/ PWMOB/AN1/	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
	TC0	PAS0 IFS	ST	_	Timer/Event Counter 0 clock input
VREF	PWMOB	PAS0	_	CMOS	PWM signal inverter output
	AN1	PAS0	AN	_	A/D Converter external input channel
	VREF	PAS0	AN	_	A/D Converter external reference voltage input
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.
PA2/INT/PWMO/ ICPCK/AN2	INT	INTEG INTC0 PAS0 IFS	ST	_	External interrupt input
	PWMO	PAS0	_	CMOS	PWM signal output
	ICPCK	_	ST	_	ICP clock pin
	AN2	PAS0	AN	_	A/D Converter external input channel

Rev. 1.00 11 February 24, 2025



Pin Name	Function	ОРТ	I/T	O/T	Description				
	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.				
PA3/INT	INT	INTEG INTC0 IFS	ST	_	External interrupt input				
PA4	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.				
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.				
PA5/INT/PWMOB/ AN3	INT	INTEG INTC0 PAS1 IFS	ST	_	External interrupt input				
	PWMOB	PAS1	_	CMOS	PWM signal inverter output				
	AN3	PAS1	AN	_	A/D Converter external input channel				
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.				
PA6/TC1/PWMO	TC1	PAS1 IFS	ST	_	Timer/Event Counter 1 clock input				
	PWMO	PAS1	_	CMOS	PWM signal output				
	PA7	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.				
PA7/INT/TC1/RES	INT	INTEG INTC0 IFS	ST	_	External interrupt input				
	TC1	IFS	ST	_	Timer/Event Counter 1 clock input				
	RES	CO	ST	_	External reset input				
VDD	VDD		PWR	_	Positive power supply				
VSS	VSS	_	PWR	_	Negative power supply, ground				
NC	NC		_	_	No connection				
OCDSDA	OCDSDA	_	ST	CMOS	OCDS Address/Data pin, for EV chip only				
OCDSCK	OCDSCK		ST	_	OCDS clock pin, for EV chip only				

Legend: I/T: Input type; O/T: Output type;
OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; CMOS: CMOS output; CO: Configuration option; AN: Analog signal.

Rev. 1.00 12 February 24, 2025



### **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> -0.3V to 6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	-80mA
I <sub>OL</sub> Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the devices. Functional operation of the devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
.,	Operating Voltage – HIRC	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	2.0	_	5.5	V
V <sub>DD</sub>	Operating Voltage – LIRC	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	2.0	_	5.5	V

### **Standby Current Characteristics**

Ta=25°C, unless otherwise specified.

Symbol	Ctandby Made		Test Conditions	Min.	Turn	Max.	Max.	Unit
Symbol	Standby Mode	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	@85°C	Unit
		2V		_	0.45	0.80	7.00	
		3V	WDT off	_	0.45	0.90	8.00	μΑ
	SLEEP Mode	5V		_	0.5	2.0	10.0	
	SLEEP Mode	2V		_	6	12	18	
		3V	WDT on	_	8	16	24	μΑ
ļ.		5V		_	10	20	30	
I <sub>STB</sub>		2V		_	6	12	18	
	IDLE0 Mode – LIRC	3V	f <sub>SUB</sub> on	_	8	16	24	μΑ
		5V		_	10	20	30	
		2V		_	288	400	480	
	IDLE1 Mode – HIRC	3V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	360	500	600	μΑ
		5V		_	600	800	960	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition and the I/O pin-shared with VPP is not setup in an output high condition
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

Rev. 1.00 13 February 24, 2025



### **Operating Current Characteristics**

Ta=-40°C~85°C

Symbol	Operating Mode		Test Conditions	Min.	Тур.	Max.	Unit
Syllibol	Operating wode	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	iyp.	IVIAX.	Oilit
	2V		_	30	50		
		3V	f <sub>SYS</sub> =32kHz	_	40	60	μΑ
		5V		_	60	80	
I <sub>DD</sub>		2V		_	0.6	1.0	
	FAST Mode – HIRC	3V	f <sub>SYS</sub> =8MHz	_	0.8	1.2	mA
		5V		_	1.6	2.4	

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition and the I/O pin-shared with VPP is not setup in an output high condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

### A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature, etc., can all exert an influence on the measured values.

### High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Cumbal	Dovemeter	Tes	Test Conditions		Tim	Max.	I Imia
Symbol	Parameter	V <sub>DD</sub>	Temp.	Min.	Тур.	IVIAA.	Unit
	3V/5V	25°C	-1.5%	8	+1.5%		
_	8MHz Writer Trimmed HIRC Frequency		-40°C~85°C	-4%	8	+4%	N 41 1-
THIRC		2.0V~5.5V	25°C	-3%	8	+3%	MHz
			-40°C~85°C	-5%	8	+5%	

Note: 1. The 3V/5V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

- 2. The row below the 3V/5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.0V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
- 3. In actual applications, it is important to note that a 0.1µF decoupling capacitor should be connected between VDD and VSS and located as close to the VDD pin as possible to avoid the frequency tolerance exceeding the specification.

### Low Speed Internal Oscillator – LIRC – Frequency Accuracy


Ta=-40°C~85°C, unless otherwise specified.

Symbol	Davameter	Test Conditions		Min	Тур.	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Temp.	Min.	Typ.	IVIAX.	Unit
£	LIDC Fraguency	2.0\/. E.E\/	25°C	_	32	_	Id In
f <sub>LIRC</sub>	LIRC Frequency	2.0V~5.5V	-40°C~85°C	_	32	_	kHz
tstart	LIRC Start Up Time	_	_	_	_	500	μs

Rev. 1.00 14 February 24, 2025



### **Operating Frequency Characteristic Curves**



### **System Start Up Time Characteristics**

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	$V_{DD}$	Conditions	IVIIII.	Тур.	wax.	Unit
	System Start-up Time (Wake-up from Condition Where f <sub>SYS</sub> is Off)		$f_{SYS}=f_H\sim f_H/64$ , $f_H=f_{HIRC}$		128	_	tsys
			f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>SUB</sub>
t <sub>sst</sub>	System Start-up Time (Wake-up from Condition Where f <sub>SYS</sub> is On)	_	f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub>	_	2	_	tsys
10001		_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>SUB</sub>
	System Speed Switch Time (FAST to SLOW Mode or SLOW to FAST Mode)		f <sub>HIRC</sub> switches from off to on	_	128	_	t <sub>HIRC</sub>
	System Reset Delay Time (Reset Source from Power-on Reset or LVR Hardware Reset)	_	RR <sub>POR</sub> =5V/ms	5	16	80	
t <sub>RSTD</sub>	System Reset Delay Time (Reset Source from WDT Overflow or RES Pin Reset)		_	ດ	10	80	ms

Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols,  $t_{HIRC}$ , etc., are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC} = 1/f_{HIRC}$ ,  $t_{LIRC} = 1/f_{LIRC}$ , etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Rev. 1.00 15 February 24, 2025



### **Input/Output Characteristics**

Ta=-40°C~85°C, unless otherwise specify.

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Faiailletei	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	Wax.	Offic
	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V
	Imput Low Voltage for I/O Ports	_	_	0	_	0.2V <sub>DD</sub>	٧
VIL	Input Low Voltage for RES Pin	_	V <sub>DD</sub> ≥2.7	0	_	0.4 V <sub>DD</sub>	V
Input Low voltage for RES PIN	_	2.0≤V <sub>DD</sub> <2.7	0	_	0.3 V <sub>DD</sub>	V	
	Input High Voltage for I/O Ports	5V	_	3.5	_	5.0	V
VIH	Input High Voltage for I/O Ports	_	_	$0.8V_{\text{DD}}$	_	$V_{DD}$	٧
	Input High Voltage for RES Pin	_	_	$0.9V_{DD}$	_	$V_{DD}$	V
	Sink Current for I/O Ports	3V	V <sub>OI</sub> =0.1V <sub>DD</sub>	5	10	_	mA
I <sub>OL</sub>	Silik Cullent for 1/O Ports	5V	VOL-U.IVDD	10	20	_	
	Source Current for I/O Ports	3V	-V <sub>OH</sub> =0.9V <sub>DD</sub>	-2.5	-5.0	_	mA
I <sub>OH</sub>	Source Current for 1/O Ports	5V	VOH-U.9VDD	-5.0	-10	_	IIIA
R <sub>PH</sub>	Dull high Decistones for I/O Dorte	3V	_	20	60	100	kΩ
I TOPH	Pull-high Resistance for I/O Ports	5V	_	10	30	30 50	
I <sub>LEAK</sub>	Input Leakage Current for I/O Ports	5V	V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub>	_	_	±1	μA
t <sub>TC</sub>	TCn Clock Input Minimum Pulse Width	_	_	20	_	_	ns
t <sub>INT</sub>	Interrupt Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t <sub>RES</sub>	External Reset Minimum Low Pulse Width		_	0.3	_	_	μs

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.

# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specify.

Council al	Domonoston.	Test Conditions		B.//:	Tun	Max.	Unit		
Symbol Param	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	IVIAX.	Ullit		
OTP Prog	OTP Program Memory								
t <sub>RETD</sub>	ROM Data Retention time	_	Ta=25°C	_	40	_	Year		
Flash Pro	Flash Program Memory – for BX6XV002 only								
t <sub>ACTV</sub>	ROM Activation Time – Wake-up from Power Down Mode	_	_	32	_	64	μs		
RAM Dat	RAM Data Memory								
V <sub>DR</sub>	RAM Data Retention Voltage	_	_	1.0	_	_	V		

Note: The ROM activation time  $t_{ACTV}$  should be added when calculating the total system start-up time of a wake-up from the IDLE/SLEEP mode.

Rev. 1.00 16 February 24, 2025



# A/D Converter Electrical Characteristics - BX66R002 Only

Ta=-40°C~85°C

Cumbal	Downwotor		Test Conditions	Min.	Tren	Max.	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	WIII.	Тур.	IVIAA.	Ullit
V <sub>ADI</sub>	Input Voltage	_	_	0	_	V <sub>REF</sub>	V
V <sub>REF</sub>	Reference Voltage	_	_	2	_	$V_{DD}$	V
N <sub>R</sub>	Resolution	_	_	_	_	8	Bit
DNL	Differential Nonlinearity	_	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-1	_	1	LSB
INL	Integral Nonlinearity	_	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-1	_	1	LSB
		2.2V		_	150	225	
I <sub>ADC</sub>	Additional Current for A/D Converter Enable	3V	No load (tadck=0.5µs)	_	220	330	μA
	loi A/D Converter Enable	5V		_	400	600	
t <sub>ADCK</sub>	Clock Period	_	_	0.5	_	10.0	μs
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t <sub>ADC</sub>	Conversion Time (Includes A/D Sample and Hold Time)	_	_	_	12	_	t <sub>ADCK</sub>

### **LVR Electrical Characteristics**


Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min.	Tren	Max.	Unit
Symbol	or Farameter		V <sub>DD</sub> Conditions		Тур.	wax.	Unit
			LVR enable, voltage select 1.9V	-5%	1.9	+5%	
.,	Law Valtana Basat Valtana		LVR enable, voltage select 2.1V	-5%	2.1	+5%	\ ,,
$V_{LVR}$	Low Voltage Reset Voltage		LVR enable, voltage select 3.15V	-5%	3.15	+5%	V
			LVR enable, voltage select 4.2V	-5%	4.2	+5%	
	On a setting of Comment	3V	LVR enable, V <sub>LVR</sub> =1.9V	_	_	15	
I <sub>LVR</sub>	Operating Current	5V	LVR enable, V <sub>LVR</sub> =1.9V	_	15	30	μA
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs

# **Power-on Reset Characteristics**

Ta=-40°C~85°C

Symbol	Dovementor		Test Conditions		Tim	Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Wax.	Oilit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for $V_{\text{DD}}$ Stays at $V_{\text{POR}}$ to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.00 17 February 24, 2025




### **System Architecture**

A key factor in the high-performance features of the microcontrollers is attributed to their internal system architecture. The devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system with maximum reliability and flexibility. This makes the devices suitable for affordable, high-volume production for controller applications.

### Clocking and Pipelining

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



**System Clocking and Pipelining** 

Rev. 1.00 18 February 24, 2025





Instruction Fetching

### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
Program Counter High Byte	PCL Register				
PC9~PC8	PCL7~PCL0				

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack


This is a special part of the memory which is used to save the contents of the Program Counter only. The stack, organized into two levels, is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

Rev. 1.00 19 February 24, 2025



If the stack is overflow, the first Program Counter save in the stack will be lost.



### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:


- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

### **OTP Program Memory**

The Program Memory is the location where the user code or program is stored. The devices are supplied with One-Time Programmable, OTP memory where users can program their application code into the device.

#### Structure

The Program Memory has a capacity of (1K-16)×14 bits. Note that the subtractive 16×14 bits space is reserved and cannot be used. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be set in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

Rev. 1.00 20 February 24, 2025



### **Special Vectors**


Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer register, TBLP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontrollers. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "300H" which refers to the start address of the last page within the 1K words Program Memory of the devices. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "306H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address of the TBLP register if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m] instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Rev. 1.00 21 February 24, 2025



### **Table Read Program Example**

```
tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
mov a,06h
                ; initialise low table pointer - note that this address is referenced
mov tblp,a
                  ; to the last page or present page
tabrd tempreg1
                  ; transfers value in table referenced by table pointer, data at program
                  ; memory address "306H" transferred to tempreg1 and TBLH
dec tblp
                  ; reduce value of table pointer by one
tabrd tempreg2
                  ; transfers value in table referenced by table pointer, data at program
                  ; memory address "305H" transferred to tempreg2 and TBLH
                  ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
                  ; to register tempreg2
                  ; the value "OOH" will be transferred to the high byte register TBLH
:
:
org 300h
                  ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```

### In Circuit Programming - ICP

The provision of OTP type Program Memory, users can program their application One-Time into the device. As an additional convenience, The devices have provided a means of programming incircuit using a 5-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with an un-programmed microcontroller, and then programming the program at a later stage.


Writer Pins	MCU Programming Pins	Pin Description	
ICPDA	PA0	Programming Serial Data/Address	
ICPCK	PA2	Programming Clock	
VPP	VPP VPP Programming OTP ROM power supply (8.5V)		
		Power Supply. A 0.1µF capacitor is required to be connected between VDD and VSS for programming.	
VSS	VSS	Ground	

The Program Memory can be programmed serially in-circuit using this 5-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Three additional lines are required for the power supply. The technical details regarding the in-circuit programming of the devices is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.

Rev. 1.00 22 February 24, 2025





Note:  $1.\,A\,0.1\mu F$  capacitor is required to be connected between VDD and VSS for ICP programming and located as close to these pins as possible.

2. \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

### On-Chip Debug Support - OCDS

There is an EV chip named BX6XV002 which can be selected by the configuration options to emulate the BX66R002 or BX68R002 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the ICE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip.

ICE Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

Rev. 1.00 23 February 24, 2025




### **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### Structure

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The start address of the Data Memory for the devices is 00H. The address range of the Special Purpose Data Memory for the devices is from 00H to 3FH while the address range of the General Purpose Data Memory is from 40H to 7FH.



**Data Memory Structure** 

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programming for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.00 24 February 24, 2025



	Bank 0		Bank 0
00H	IAR0	00H	IAR0
01H	MP0	01H	MP0
02H		02H	
03H		03H	
04H		04H	
05H	ACC	05H	ACC
06H	PCL	06H	PCL
07H	TBLP	07H	TBLP
08H	TBLH	08H	TBLH
09H		09H	
0AH	STATUS	0AH	STATUS
0BH	PAS0	0BH	PAS0
0CH	INTEG	0CH	INTEG WDTC
0DH 0EH	WDTC TBC	0DH 0EH	TBC
0FH	TBC	0FH	IBC
10H	SCC	10H	SCC
11H	300	11H	300
12H		12H	
13H	PAS1	13H	PAS1
14H	PA	14H	PA
15H	PAC	15H	PAC
16H	PAPU	16H	PAPU
17H	PAWU	17H	PAWU
18H	TMR0C/PWMC	18H	TMR0C/PWMC
19H	TMR0/PWMDATA	19H	TMR0/PWMDATA
1AH	INTC0	1AH	INTC0
1BH	INTC1	1BH	INTC1
1CH	TMR1C	1CH	TMR1C
1DH	TMR1L	1DH	TMR1L
1EH	TMR1H	1EH	TMR1H
1FH	IFS SADC0	1FH	IFS
20H 21H	SADC1	20H !	
22H	SADO		
23H	OADO		
2011			
3FH		3FH	
	1		
	I∶Unused, read as 00⊦		: Unused, read as 00H
	BX66R002		BX68R002
	0	D D.4- M.	

**Special Purpose Data Memory** 



### **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

### Indirect Addressing Register - IAR0

The Indirect Addressing Register, IAR0, although having its location in normal RAM register space, does not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses this Indirect Addressing Register and Memory Pointer, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 register will result in no actual read or write operation to this register but rather to the memory location specified by the corresponding Memory Pointer, MP0. Acting as a pair, IAR0 and MP0 can together access data from Bank 0. As the Indirect Addressing Register is not physically implemented, reading the Indirect Addressing Register will return a result of "00H" and writing to the register will result in no operation.

### **Memory Pointer - MP0**

One Memory Pointer, known as MP0 is provided. This Memory Pointer is physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the Indirect Addressing Register is carried out, the actual address that the microcontroller is directed to is the address specified by the Memory Pointer. MP0, together with the Indirect Addressing Register, IAR0, are used to access data from Bank 0.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

### **Indirect Addressing Program Example**

```
data .section 'data'
adres1 db?
adres2
       db?
adres3
       db?
adres4 db?
block
       db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                      ; set size of block
    mov block, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov MPO, a
                      ; set memory pointer with first RAM address
loop:
    clr IAR0
                       ; clear the data at address defined by MPO
     inc MP0
                       ; increase memory pointer
    sdz block
                        ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

Rev. 1.00 26 February 24, 2025



### **Accumulator - ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

### Program Counter Low Byte Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

### Look-up Table Registers - TBLP, TBLH

The special function register TBLP is used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicates the location where the table data is located. Its value must be set before any table read commands are executed. Its value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

#### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.



- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	х	Х	Х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

### **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator operations are selected through the relevant control registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupt. The fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of

Rev. 1.00 28 February 24, 2025




higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the devices have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

**Oscillator Types** 

### **System Clock Configurations**

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock is sourced from the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.



Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has one fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that this internal system clock option requires no external pins for its operation.

### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a fully integrated low frequency RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.00 29 February 24, 2025




### **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As the devices have provided both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

### **System Clocks**

The devices have many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{\rm H}$ , or low frequency,  $f_{\rm SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2\sim f_{\rm H}/64$ .



**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

#### **System Operation Modes**

There are six different modes of operation for the microcontrollers, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Rev. 1.00 30 February 24, 2025



Operation	CPU	Register Setting			£		fsuв	furc
Mode		FHIDEN	FSIDEN	CKS2~CKS0	<b>f</b> sys	fн	ISUB	ILIRC
FAST	On	Х	Х	000~110	f <sub>H</sub> ~f <sub>H</sub> /64	On	On	On
SLOW	On	х	Х	111	f <sub>SUB</sub>	On/Off (1)	On	On
IDLE0	Off	0	1	000~110	Off	Off	On	On
				111	On			
IDLE1	Off	1	1	xxx	On	On	On	On
IDLE2	Off	Off 1	0	000~110	On	On	Off	On
				111	Off	On		
SLEEP	Off	0	0	xxx	Off	Off	Off	On/Off (2)

"x": Don't care

- Note: 1. The f<sub>H</sub> clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
  - The f<sub>LIRC</sub> clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

#### **FAST Mode**

This is one of the main operating modes where the microcontrollers have all of their functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontrollers to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontrollers at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ , which is derived from the LIRC oscillator.

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock can continues to operate if the WDT function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

### **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

#### **IDLE2 Mode**

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU

Rev. 1.00 31 February 24, 2025



will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

### **Control Register**

The SCC register is used to control the system clock and the corresponding oscillator configurations.

#### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	HIRCF	HIRCEN	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	R	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f<sub>H</sub> 001: f<sub>H</sub>/2 010: f<sub>H</sub>/4 011: f<sub>H</sub>/8 100: f<sub>H</sub>/16 101: f<sub>H</sub>/32 110: f<sub>H</sub>/64 111: f<sub>SUB</sub>

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f<sub>H</sub> or f<sub>SUB</sub>, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 Unimplemented, read as "0".

Bit 3 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator or the HIRC frequency selection is changed by the application program, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 2 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time= $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$ , where  $t_{Curr.}$  indicates the current clock period,  $t_{Tar.}$  indicates the target clock period and the  $t_{SYS}$  indicates the current system clock period.


Rev. 1.00 32 February 24, 2025



### **Operating Mode Switching**

The devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




### **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.

Rev. 1.00 33 February 24, 2025






### **SLOW Mode to FAST Mode Switching**

In the SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_H$ ~ $f_H$ /64.

However, if  $f_H$  is not used in the SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the SCC register. The time duration required for the high speed system oscillator stabilisation is specified in the System Start Up Time Characteristics.



Rev. 1.00 34 February 24, 2025



#### **Entering the SLEEP Mode**

There is only one way for the devices to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

### **Entering the IDLE0 Mode**

There is only one way for the devices to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be stopped and the application program will stop at the "HALT" instruction, but the f<sub>SUB</sub> clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### **Entering the IDLE1 Mode**

There is only one way for the devices to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### **Entering the IDLE2 Mode**

There is only one way for the devices to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.00 35 February 24, 2025



- The  $f_H$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

### **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the devices. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

### Wake-up

To minimise power consumption the devices can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- An external RES pin reset
- A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction.

If the system is woken up by an external  $\overline{RES}$  pin reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flag. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Rev. 1.00 36 February 24, 2025



Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $[(2^8-2^0)\sim2^8]\sim[(2^{15}-2^7)\sim2^{15}]$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

## **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the enable/disable operation.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	WDTEN	WS2	WS1	WS0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	1	1	1	1

Bit 7~4 Unimplemented, read as "0"

Bit 3 WDTEN: WDT function enable control

0: Disable1: Enable

Bit 2~0 WS2~WS0: WDT time-out period selection

 $\begin{array}{l} 000: [(2^8-2^0) \sim 2^8]/f_{LIRC} \\ 001: [(2^9-2^1) \sim 2^9]/f_{LIRC} \\ 010: [(2^{10}-2^2) \sim 2^{10}]/f_{LIRC} \\ 011: [(2^{11}-2^3) \sim 2^{11}]/f_{LIRC} \\ 100: [(2^{12}-2^4) \sim 2^{12}]/f_{LIRC} \\ 101: [(2^{13}-2^5) \sim 2^{13}]/f_{LIRC} \\ 110: [(2^{14}-2^6) \sim 2^{14}]/f_{LIRC} \\ 111: [(2^{15}-2^7) \sim 2^{15}]/f_{LIRC} \end{array}$ 

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.




# **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there is one bit, WDTEN, in the WDTC register to offer the enable/disable control.

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Four methods can be adopted to clear the contents of the Watchdog Timer. The first is using the Watchdog Timer software clear instruction, the second is via a HALT instruction. The third is an external hardware reset, which means a low level on the external reset pin. The fourth is that the WDTEN bit is cleared to zero to disable the Watchdog Timer.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{15}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the  $2^{15}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ration.



Rev. 1.00 38 February 24, 2025



# Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontrollers. In this case, internal circuitry will ensure that the microcontrollers, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the device is running. One example of this is where after power has been applied and the device is already running, the  $\overline{RES}$  line is forcefully pulled low. In such a case, known as a normal operation reset, some of the registers remain unchanged allowing the device to proceed with normal operation after the reset line is allowed to return high.


Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the  $\overline{\text{RES}}$  reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontrollers. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



**Power-on Reset Timing Chart** 

#### **RES** Pin Reset


As the reset pin is shared with an I/O pin, the reset function must be selected using a configuration option. Although the microcontroller has an internal RC reset function, if the  $V_{DD}$  power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the  $\overline{RES}$  pin, whose additional time delay will ensure that the  $\overline{RES}$  pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the  $\overline{RES}$  line reaches a certain voltage value, the reset delay time  $t_{RSTD}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.

Rev. 1.00 39 February 24, 2025



For most applications a resistor connected between VDD and the  $\overline{RES}$  pin and a capacitor connected between VSS and the  $\overline{RES}$  pin will provide a suitable external reset circuit. Any wiring connected to the  $\overline{RES}$  pin should be kept as short as possible to minimise any stray noise interference.

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




Note: \* It is recommended that this component is added for added ESD protection.

\*\* It is recommended that this component is added in environments where power line noise is significant.


## External RES Circuit

Pulling the  $\overline{RES}$  pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.



## Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function can be enabled or disabled which is selected by the configuration options. If the supply voltage of the device drops to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVR Electrical characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The specified voltage values for  $V_{LVR}$  can be selected using configuration options.




Rev. 1.00 40 February 24, 2025



## **Watchdog Time-out Reset during Normal Operation**


When the Watchdog time-out Reset during normal operations in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

## Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

## **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	RES or LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Base	Cleared after reset, WDT begins counting
Timer/Event Counter	Timer/Event Counter will be turned off
Input/Output Ports	I/O ports will be set as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Rev. 1.00 41 February 24, 2025



Register	BX68R002	BX66R002	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP0	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
ACC	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	•	•	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	•	•	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	•	•	xx xxxx	uu uuuu	uu uuuu	uu uuuu
STATUS	•	•	00 xxxx	1u uuuu	uu uuuu	11 uuuu
PAS0	•	_	0 -0-0	0 -0-0	0 -0-0	u -u-u
PAS0	-	•	00 0000	00 0000	00 0000	uu uuuu
INTEG	•	•	0 0	0 0	0 0	u u
WDTC	•	•	1111	1111	1111	uuuu
TBC	•	•	0-00 -000	0-00 -000	0-00 -000	u-uu -uuu
SCC	•	•	111- 0000	111- 0000	111- 0000	uuu- uuuu
PAS1	•	_	0 -0	0 -0	0 -0	u -u
PAS1	-	•	0 00	0 00	0 00	u uu
PA	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAWU	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMR0C/PWMC	•	•	00-0 0000	00-0 0000	00-0 0000	uu-u uuuu
TMR0/PWMADATA	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC0	•	•	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	•	_	00	00	00	uu
INTC1		•	0000	0000	0000	uuuu
TMR1C	•	•	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1L	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMR1H	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
IFS	•	•	0 0000	0 0000	0 0000	u uuuu
SADC0		•	000-0000	000- 0000	000- 0000	uuu- uuuu
SADC1	1-	•	0 0000	0 0000	0 0000	u uuuu
SADO	l	•	xxxx xxxx	xxxx xxxx	XXXX XXXX	uuuu uuuu

Note: "u" stands for unchanged "x" stands for unknown

"-" stands for unimplemented

Rev. 1.00 42 February 24, 2025



# **Input/Output Ports**

The devices offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The devices provide bidirectional input/output lines labeled with port names PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0				
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0				
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0				
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0				

I/O Logic Function Register List

## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

#### PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PAPU7~PAPU0**: Port A bit 7~bit 0 pull-high function control

0: Disable1: Enable

# Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

Rev. 1.00 43 February 24, 2025



### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PAWUn: Port A Pin wake-up function control

0: Disable 1: Enable

# I/O Port Control Registers

Each I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

### PAC Register

Bit	7	6	5	4	3	2	1	0
Name	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
R/W								
POR	1	1	1	1	1	1	1	1

PACn: I/O Port A Pin type selection

0: Output 1: Input

# **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

# **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The devices include a Port A Output Function Selection register, labeled as PASn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for the digital input pin TCn, which shares the same pin-shared control configuration with its corresponding general purpose

Rev. 1.00 44 February 24, 2025



I/O function when setting the relevant pin-shared control bit. To select this pin function, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, it must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAS0 (BX68R002)	_	_	_	PAS04	_	PAS02	_	PAS00
PAS0 (BX66R002)	_	_	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1 (BX68R002)	_	_	_	PAS14	_	PAS12	_	_
PAS1 (BX66R002)	_	_	_	PAS14	PAS13	PAS12	_	_
IFS	_	_	_	TC1PS	TC0PS	INTPS2	INTPS1	INTPS0

**Pin-shared Function Selection Register List** 

## PAS0 Register – BX68R002

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	PAS04	_	PAS02	_	PAS00
R/W	_	_	_	R/W	_	R/W	_	R/W
POR	_	_	_	0	_	0	_	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 PAS04: PA2 Pin-Shared function selection

0: PA2/INT 1: PWMO

Bit 3 Unimplemented, read as "0"

Bit 2 PAS02: PA1 Pin-Shared function selection

0: PA1/TC0 1: PWMOB

Bit 1 Unimplemented, read as "0"

Bit 0 PAS00: PA0 Pin-Shared function selection

0: PA0/INT/TC0 1: PWMO

# • PAS0 Register - BX66R002

Bit	7	6	5	4	3	2	1	0
Name	_	_	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00: PA2/INT 01: PWMO 10: AN2 11: PA2/INT



Bit 3~2 **PAS03~PAS02**: PA1 Pin-Shared function selection

00: PA1/TC0 01: PWMOB 10: VREF 11: AN1

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00: PA0/INT/TC0 01: PWMO 10: AN0 11: PA0/INT/TC0

## • PAS1 Register – BX68R002

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	PAS14	_	PAS12	_	_
R/W	_	_	_	R/W	_	R/W	_	_
POR	_	_	_	0	_	0	_	_

Bit 7~5 Unimplemented, read as "0"

Bit 4 PAS14: PA6 Pin-Shared function selection

0: PA6/TC1 1: PWMO

Bit 3 Unimplemented, read as "0"

Bit 2 PAS12: PA5 Pin-Shared function selection

0: PA5/INT 1: PWMOB

Bit 1~0 Unimplemented, read as "0"

# • PAS1 Register – BX66R002

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	PAS14	PAS13	PAS12	_	_
R/W	_	_	_	R/W	R/W	R/W	_	_
POR	_	_	_	0	0	0	_	_

Bit 7~5 Unimplemented, read as "0"

Bit 4 PAS14: PA6 Pin-Shared function selection

0: PA6/TC1 1: PWMO

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5/INT 01: PWMOB 10: AN3 11: PA5/INT

Bit 1~0 Unimplemented, read as "0"

Rev. 1.00 46 February 24, 2025



## • IFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	TC1PS	TC0PS	INTPS2	INTPS1	INTPS0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 TC1PS: TC1 input source pin selection

0: PA6 1: PA7

Bit 3 TC0PS: TC0 input source pin selection


0: PA1 1: PA0

Bit 2~0 **INTPS2~INTPS0**: INT input source pin selection

000: PA5 001: PA2 010: PA3 011: PA7 100~111: PA0

# I/O Pin Structure

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



**Logic Function Input/Output Structure** 

Rev. 1.00 47 February 24, 2025




# **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

# 8-bit Timer/Event Counter

The provision of the Timer/Event Counter forms an important part of any microcontroller, giving the designer a means of carrying out time related functions. The devices contain an 8-bit Timer/Event Counter, which is an 8-bit programmable count-up counter and the clock may come from an external or internal clock source. As this timer has four different operating modes, it can be configured to operate as a general timer, an external event counter, a pulse width measurement or a pulse width modulation function.



## **Timer/Event Counter Input Clock Source**

The Timer/Event Counter clock source can originate from various sources, an internal clock or an external pin. The internal clock source is used when the timer is in the Timer Mode, Pulse Width Measurement Mode and PWM Mode. For the Timer/Event Counter, this internal clock is sourced from the Time Base prescaler, which is selected by the T0PSC2~T0PSC0 bits in the TMR0C Timer/Event Control Register.

An external clock source is used when the Timer/Event Counter is in the Event Counter Mode, the clock source is provided on the external TC0 pin. Depending upon the condition of the T0EG bit, each high to low or low to high transition on the external timer pin will increase the counter by one.

Rev. 1.00 48 February 24, 2025



## **Timer/Event Counter Registers**

There are several registers related to the Timer/Event Counter. The first is the TMR0 register that contains the actual value of the timer and into which an initial value can be preloaded. Writing to the TMR0 register will transfer the specified data to the Timer/Event Counter. Reading the TMR0 register will read the contents of the Timer/Event Counter. The second is the TMR0C control register, which is used to define the operating mode, control the counting enable or disable and select the active edge. Another two registers control the overall operation of the Pulse Width Modulator, the data register, PWMDATA and the control register, PWMC. Note that the PWMC and TMR0C registers have the same register address, the PWMDATA and TMR0 registers also have the same register address.

Register								
Name	7	6	5	4	3	2	1	0
TMR0	D7	D6	D5	D4	D3	D2	D1	D0
TMR0C	T0M1	T0M0	_	T0ON	T0EG	T0PSC2	T0PSC1	T0PSC0
PWMC	T0M1	T0M0	_	PWMDIV2	PWMDIV1	PWMDIV0	PWMSEL	PWMEN
PWMDATA	PWMD7	PWMD6	PWMD5	PWMD4	PWMD3	PWMD2	PWMD1	PWMD0

**Timer/Event Counter Register List** 

## Timer Register - TMR0

The timer register TMR0 is the place where the actual timer value is stored. The value in the timer register increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFH for the 8-bit Timer/Event Counter, at which point the timer overflows and an internal interrupt signal is generated. The timer value will then be loaded with the preload register value and continue counting.

Note that to achieve a maximum full range count of FFH, the preload register must first be cleared. Note that if the Timer/Event Counter is in an off condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter until an overflow occurs.

### TMR0 register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Timer preload register byte

# Timer Control Register – TMR0C

The flexible features of the microcontroller Timer/Event Counter are implemented by operating in four different modes, the options of which are determined by the contents of control register bits.

The Timer Control Register is known as TMR0C. It is the Timer Control Register together with its corresponding timer register that controls the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To select which of the four modes the timer is to operate in, namely the PWM Mode, Timer Mode,

Rev. 1.00 49 February 24, 2025



the Event Counter Mode or the Pulse Width Measurement Mode, the  $T0M1\sim T0M0$  bits in the Timer Control Register must be set to the required logic levels. The timer-on bit T0ON provides the basic on/off control of the respective timer. Setting the bit to high allows the counter to run. Clearing the bit stops the counter. When the internal clock  $f_{PSC}$  is used, it can be selected by properly setting the T0PSC2 $\sim$ T0PSC0 bits. The internal clock selection will have no effect if an external clock source is used. If the timer is in the Event Counter or Pulse Width Measurement Mode, the active transition edge type is selected by the logic level of the T0EG bit in the TMR0C Register.

### TMR0C Register

Bit	7	6	5	4	3	2	1	0
Name	T0M1	T0M0	_	T00N	T0EG	T0PSC2	T0PSC1	T0PSC0
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	0	0	0	0	0

Bit 7~6 T0M1~T0M0: Timer/Event Counter operating mode selection

00: PWM Mode

01: Event Counter Mode

10: Timer Mode

11: Pulse Width Measurement Mode

Bit 5 Unimplemented, read as "0"

Bit 4 **T0ON**: Timer/Event Counter counting enable

0: Disable 1: Enable

Note that this bit is invalid in PWM Mode.

Bit 3 **T0EG**: Timer/Event Counter active edge selection

Event Counter Mode

0: Count on rising edge

1: Count on falling edge

Pulse Width Measurement Mode

0: Start counting on falling edge, stop on rising edge

1: Start counting on rising edge, stop on falling edge

PWM Mode

Unused

Bit 2~0 **T0PSC2~T0PSC0**: Timer internal clock selection

000:  $f_{PSC}/2^0$ 

001:  $f_{PSC}/2^1$ 

010:  $f_{PSC}/2^2$ 

011:  $f_{PSC}/2^3$ 

 $100: f_{PSC}/2^4$ 

101: f<sub>PSC</sub>/2<sup>5</sup>

110:  $f_{PSC}/2^6$ 

110.  $f_{PSC}/2^7$ 

Rev. 1.00 50 February 24, 2025



## Timer PWM Mode Registers - PWMC, PWMDATA

There two registers control the overall operation of the Pulse Width Modulator channel. These are the data register, PWMDATA and a single control register, PWMC. Note that the PWMC register is the same register address as TMR0C register. Additionally, the PWMDATA and TMR0 registers also have the same register address.

## PWMC Register

Bit	7	6	5	4	3	2	1	0
Name	T0M1	T0M0	_	PWMDIV2	PWMDIV1	PWMDIV0	PWMSEL	PWMEN
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	0	0	0	0	0

Bit 7~6 T0M1~T0M0: Timer/Event Counter operating mode selection

00: PWM Mode

01: Event Counter Mode

10: Timer Mode

11: Pulse Width Measurement Mode

Bit 5 Unimplemented, read as "0"

Bit 4~2 **PWMDIV2~PWMDIV0**: f<sub>DIV</sub> Frequency selection

000:  $f_{DIV}=f_{sys}$ 

001:  $f_{DIV} = f_{sys}/2$ 

010:  $f_{DIV} = f_{sys}/3$ 

011:  $f_{DIV} = f_{sys}/4$ 

100:  $f_{DIV} = f_{sys}/8$ 

101:  $f_{DIV} = f_{sys}/16$ 

110:  $f_{DIV} = f_{sys}/32$ 

111:  $f_{DIV} = f_{sys}/64$ 

Bit 1 **PWMSEL**: PWM mode selection

0: (6+2) bits mode

1: (7+1) bits mode

Bit 0 **PWMEN**: PWM enable control

0: Disable

1: Enable

- Note: 1. When the PWMEN bit is cleared to zero to disable the PWM function, the internal PWMO signal will be pulled low. However, the external PWMO pin status will be floating when the multi-functional pin is selected as a PWMO output and the PWMEN bit is cleared to zero.
  - 2. After the PWMEN bit is set high, the first PWM modulation cycle period and cycle may not match the expected waveform. The PWM output will be normal after the first PWM cycle.
  - 3. The PWMOB is the inverse output of the PWMO, which can generate a complementary output.

### PWMDATA Register

Bit	7	6	5	4	3	2	1	0
Name	PWMD7	PWMD6	PWMD5	PWMD4	PWMD3	PWMD2	PWMD1	PWMD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **PWMD7~PWMD0**: PWM output duty cycle PWMD bit  $7 \sim$  bit 0

Note that the duty cycle value PWMD, once being changed, will reflect on the PWMO output signal immediately. Therefore, a sudden PWM duty change will occur in the current PWM cycle, resulting in undesired waveform, which only lasts a PWM cycle. Starting from the next new PWM cycle, the PWM duty will be in accordance with the new PWMD value.




# **Timer/Event Counter Operating Modes**

The Timer/Event Counter can operate in one of four operating modes, PWM Mode, Timer Mode, Event Counter Mode or Pulse Width Measurement Mode. The operating mode is selected using the T0M1 and T0M0 bits in the TMR0C register.

#### **Timer Mode**

To select this mode, bits T0M1 and T0M0 in the TMR0C register should be set to "10" respectively. In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows.

When operating in this mode the internal clock f<sub>PSC</sub> is used as the timer clock. The clock source is from the Time Base prescaler, and is selected by the T0PSC2~T0PSC0 bits in the TMR0C register. The timer-on bit T0ON must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increases by one. When the timer reaches its maximum 8-bit, FF Hex, value and overflows, an interrupt request is generated and thetimer will reload the value already loaded into the preload register and continue counting. It should be noted that in the Timer mode, even if the device is in the IDLE/SLEEP mode, if the selected internal clock is still activated the timer will continue to count.




**Timer Mode Timing Chart** 

### **Event Counter Mode**

To select this mode, bits T0M1 and T0M0 in the TMR0C register should be set to "01" respectively. In this mode, a number of externally changing logic events, occurring on the external timer TC0 pin, can be recorded by the Timer/Event Counter.

When operating in this mode, the external timer pin, TC0, is used as the Timer/Event Counter clock source. After the other bits in the Timer Control Register have been properly configured, the enable bit T0ON, can be set high to enable the Timer/Event Counter. If the Active Edge Selection bit, T0EG, is low, the Timer/Event Counter will increase each time the TC0 pin receives a low to high transition. If the T0EG bit is high, the counter will increase each time the TC0 pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC0 is pin-shared with other pin functions, the TC0 pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Event Counter mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC0 pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



**Event Counter Mode Timing Chart (T0EG=1)** 

Rev. 1.00 52 February 24, 2025



### **Pulse Width Measurement Mode**


To select this mode, bits T0M1 and T0M0 in the TMR0C register should be set to "11" respectively. In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied to the external timer pin.

When operating in this mode the internal clock  $f_{PSC}$  is used as the timer clock. The clock source is from the Time Base prescaler, the division ratio is determined by the T0PSC2 $\sim$ T0PSC0 bits in the TMR0C register. After the other bits in the Timer Control Register have been properly configured, the enable bit T0ON, can be set high to enable the Timer/Event Counter, however it will not actually start counting until an active edge is received on the TC0 pin.

If the active edge selection bit T0EG is low, once a high to low transition has been received on the TC0 pin, the Timer/Event Counter will start counting based on the internal selected clock source until the TC0 pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Selection bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the TC0 pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will then be automatically reset to zero. It is important to note that in the pulse width measurement Mode, the enable bit is automatically reset to zero when the external control signal on the TC0 pin returns to its original level, whereas in the event count or timer mode the enable bit can only be reset to zero under application program control.

The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TC0 pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width measurement until the enable bit is set high again by the application program. In this way, single shot pulse measurements can be easily made. It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC0 is pin-shared with other pin functions, the TC0 pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Pulse Width Capture mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC0 pin if the internal clock source is still activated and the external signal continues to change state. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



Pulse Width Measurement Mode Timing Chart (T0EG=0)

Rev. 1.00 53 February 24, 2025




### **PWM Mode**

To select this mode, bits T0M1 and T0M0 in the PWMC register should be set to "00" respectively. In this mode, the Timer/Event Counter can be used to make PWM waveform with the clock source coming from the internal selected clock source.

The PWMC register and PWMDATA register are assigned to the Pulse Width Modulator channel. The PWM channel has a data register, PWMDATA, the content of which is an 8-bit data, abbreviated as PWMD, representing the overall duty cycle of one modulation cycle of the output waveform. To increase the PWM modulation frequency, each modulation cycle is subdivided into two or four individual modulation subsections, known as the (7+1) bits mode or (6+2) bits mode respectively. The PWM counter clock frequency, f<sub>DIV</sub>, comes from f<sub>SYS</sub> or its division. The required mode, clock source selection and the enable/disable control for the PWM channel are selected using the PWMC register. Note that when using the PWM, it is only necessary to write the required value into the PWMDATA register and select the required mode, clock source and enable/disable control using the PWMC register, the subdivision of the waveform into its sub-modulation cycles is implemented automatically within the microcontroller hardware. Note that the PWMOB pin is the inverse output of the PWMO, which can generate a complementary output and supplying more power to connected interfaces such as buzzers.

This method of dividing the original modulation cycle into a further 2 or 4 sub-cycles enables the generation of higher PWM frequencies which allow a wider range of applications to be served. The difference between what is known as the PWM cycle frequency and the PWM modulation frequency should be understood. As the PWM clock is  $f_{DIV}$ , and as the PWM value is 8-bit wide, the overall PWM cycle frequency is  $f_{DIV}/256$ . However, when in the (7+1) mode the PWM modulation frequency will be  $f_{DIV}/128$ , while the PWM modulation frequency for the (6+2) mode will be  $f_{DIV}/64$ .



PWM Mode Block Diagram

## (6+2) Bits PWM Mode Modulation

A (6+2) bits mode PWM cycle is divided into four modulation cycles, which are named as Modulation cycle  $0 \sim \text{Modulation}$  cycle 3. Each modulation cycle has 64 PWM input clock periods. In the (6+2) bits PWM mode, the PWMD is divided into two groups. Group 1 is denoted by DC which is the value of PWMD bit  $1 \sim \text{bit } 0$ . The modulation frequency, modulation cycle duty, PWM cycle frequency and PWM cycle duty of the (6+2) bits mode PWM output signals are summarized in the following table.


Rev. 1.00 54 February 24, 2025



Modulation Frequency	Modulation Cycle i	Modulation	Modulation Cycle Duty		PWM Cycle Duty	
fpiy/64	i=0~3	i <ac< td=""><td>(DC+1)/64</td><td>f<sub>DIV</sub>/256</td><td>PWMD/256</td></ac<>	(DC+1)/64	f <sub>DIV</sub> /256	PWMD/256	
I <sub>DIV</sub> /04	1-0~3	i≥AC	DC/64	I <sub>DIV</sub> /236	F WWID/230	

(6+2) Bits PWM Mode Summary

The following diagram illustrates the waveforms associated with the (6+2) bits mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 4 individual modulation cycles, numbered from 0~3 and how the AC value is related to the PWM value. The waveforms of PWM outputs are as shown below.



(6+2) Bits PWM Mode Modulation Waveform

## (7+1) Bits PWM Mode Modulation


A (7+1) bits mode PWM cycle is divided into two modulation cycles, which is named as Modulation cycle  $0 \sim \text{Modulation}$  cycle 1. Each modulation cycle has 128 PWM input clock periods. In the (7+1) bits PWM mode, the PWMD is divided into two groups. Group 1 is denoted by DC which is the value of PWMD bit  $7 \sim \text{bit } 1$ . Group 2 is denoted by AC which is the value of PWMD bit 0. The modulation frequency, modulation cycle duty, PWM cycle frequency and PWM cycle duty of the (7+1) bits mode PWM output signals are summarized in the following table.

Modulation Frequency	Modulation Cycle i	Modulation	Cycle Duty	PWM Cycle Frequency	PWM Cycle Duty	
fpiv/128	i=0~1	i <ac< td=""><td>(DC+1)/128</td><td>fpiv/256</td><td>PWMD/256</td></ac<>	(DC+1)/128	fpiv/256	PWMD/256	
IDIV/ IZO	1-0~1	i≥AC	DC/128	IDIV/256	PVVIVID/256	

(7+1) Bits PWM Mode Summary

Rev. 1.00 55 February 24, 2025






(7+1) Bits PWM Mode Modulation Waveform

# 16-bit Timer/Event Counter

The provision of the Timer/Event Counter forms an important part of any microcontroller, giving the designer a means of carrying out time related functions. The devices contain a 16-bit Timer/Event Counter, which contains a 16-bit programmable count-up counter and the clock may come from an external or internal clock source. As the Timer/Event Counter has three different operating modes, it can be configured to operate as a general timer, an external event counter or a pulse width measurement device.



16-bit Timer/Event Counter

# **Timer/Event Counter Input Clock Source**

The Timer/Event Counter clock source can originate from various sources, an internal clock or an external pin. The internal clock source is used when the timer is in the Timer Mode and Pulse Width Measurement Mode. For the Timer/Event Counter, this internal clock source is sourced from the divided version of Time Base prescaler, which is selected by the T1PSC2~T1PSC0 bits in the TMR1C Timer/Event Control Register.

An external clock source is used when the Timer/Event Counter is in the Event Counter Mode, the clock source is provided on the external TC1 pin. Depending upon the condition of the T1EG bit, each high to low or low to high transition on the external timer pin will increase the counter by one.

Rev. 1.00 56 February 24, 2025



## **Timer/Event Counter Registers**

There are two types of registers related to the Timer/Event Counter. The first is the TMR1L/TMR1H register pair that contains the actual value of the timer and into which an initial value can be preloaded. Reading the TMR1L/TMR1H register will read the contents of the Timer/Event Counter. The second is the TMR1C control register, which is used to define the operating mode, control the counting enable or disable and select the active edge.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
TMR1C	T1M1	T1M0	_	T10N	T1EG	T1PSC2	T1PSC1	T1PSC0		
TMR1L	D7	D6	D5	D4	D3	D2	D1	D0		
TMR1H	D15	D14	D13	D12	D11	D10	D9	D8		

**Timer/Event Counter Register List** 

### Timer Register - TMR1L, TMR1H

As the timer/event counter contains an internal 16-bit timer, it requires two data registers to store the value. There are a high byte register, known as TMR1H, and a low byte register, known as TMR1L. The value in the timer register pair increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFFFH, at which point the timer overflows and an internal interrupt signal is generated. The timer value will then be reloaded with the initial preload register value and continue counting.

Note that to achieve a maximum full counting range of FFFFH, the preload register must first be cleared. If the timer/event counter is in an OFF condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will be remained in the preload register and will not be written into the actual counter until an overflow occurs.

Writing to the TMR1L register will only write the data into an internal lower byte buffer while writing to the TMR1H register will transfer the high byte data and the contents of the lower byte buffer into the TMR1H and TMR1L registers respectively. Therefore the timer/event counter preload register is changed by each write operation to the TMR1H register. Reading from the TMR1H register will latch the contents of the TMR1H and TMR1L counters to the destination and the lower byte buffer respectively, while reading from TMR1L will read the contents of the lower byte buffer.

## • TMR1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Timer preload register low byte

## • TMR1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: Timer preload register high byte

Rev. 1.00 57 February 24, 2025



## **Timer Control Register - TMR1C**

The Timer Control Register is known as TMR1C. It is the Timer Control Register together with its corresponding timer register that controls the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To select which of the three modes the timer is to operate in, namely the Timer Mode, the Event Counter Mode or the Pulse Width Measurement Mode, the  $T1M1\sim T1M0$  bits in the Timer Control Register must be set to the required logic levels. The timer-on bit T1ON provides the basic on/off control of the respective timer. Setting the bit to high allows the counter to run. Clearing the bit stops the counter. When the internal clock  $f_{PSC}$  is used, it can be selected by properly setting the T1PSC2 $\sim$ T1PSC0 bits. The internal clock selection will have no effect if an external clock source is used. If the timer is in the Event Counter or Pulse Width Measurement Mode, the active transition edge type is selected by the logic level of the T1EG bit in the Timer Control Register.

### TMR1C Register

Bit	7	6	5	4	3	2	1	0
Name	T1M1	T1M0	_	T10N	T1EG	T1PSC2	T1PSC1	T1PSC0
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	0	1	0	0	0

Bit 7~6 T1M1~T1M0: Timer/Event Counter operating mode selection

00: Unused

01: Event Counter Mode

10: Timer Mode

11: Pulse Width Measurement Mode

Bit 5 Unimplemented, read as "0"

Bit 4 T10N: Timer/Event Counter counting enable

0: Disable 1: Enable

Bit 3 T1EG: Timer/Event Counter active edge selection

Event Counter Mode

0: Count on rising edge

1: Count on falling edge

Pulse Width Measurement Mode

0: Start counting on falling edge, stop on rising edge

1: Start counting on rising edge, stop on falling edge

Bit 2~0 T1PSC2~T1PSC0: Timer internal clock selection

000:  $f_{PSC}/2^0$ 001:  $f_{PSC}/2^1$ 

010: f<sub>PSC</sub>/2<sup>2</sup> 011: f<sub>PSC</sub>/2<sup>3</sup> 100: f<sub>PSC</sub>/2<sup>4</sup>

100: f<sub>PSC</sub>/2<sup>5</sup> 101: f<sub>PSC</sub>/2<sup>5</sup>

110: f<sub>PSC</sub>/2<sup>6</sup>

111:  $f_{PSC}/2^7$ 

Rev. 1.00 58 February 24, 2025




# **Timer/Event Counter Operating Modes**

The Timer/Event Counter can operate in one of three operating modes, Timer Mode, Event Counter Mode or Pulse Width Measurement Mode. The operating mode is selected using the T1M1 and T1M0 bits in the TMR1C register.

#### **Timer Mode**

To select this mode, bits T1M1 and T1M0 in the TMR1C register should be set to "10" respectively. In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows.

When operating in this mode the internal clock f<sub>PSC</sub> is used as the timer clock. The clock source is from the Time Base prescaler, and is selected by the T1PSC2~T1PSC0 bits in the TMR1C register. The timer-on bit T1ON must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increases by one. When the timer reaches its maximum 16-bit, FFFF Hex, value and overflows, an interrupt request is generated and thetimer will reload the value already loaded into the preload register and continue counting. It should be noted that in the Timer mode, even if the device is in the IDLE/SLEEP mode, if the selected internal clock is still activated the timer will continue to count.




**Timer Mode Timing Chart** 

### **Event Counter Mode**

To select this mode, bits T1M1 and T1M0 in the TMR1C register should be set to "01" respectively. In this mode, a number of externally changing logic events, occurring on the external timer TC1 pin, can be recorded by the Timer/Event Counter.

When operating in this mode, the external timer pin, TC1, is used as the Timer/Event Counter clock source. After the other bits in the Timer Control Register have been properly configured, the enable bit T1ON, can be set high to enable the Timer/Event Counter. If the Active Edge Selection bit, T1EG, is low, the Timer/Event Counter will increase each time the TC1 pin receives a low to high transition. If the T1EG bit is high, the counter will increase each time the TC1 pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC1 is pin-shared with other pin functions, the TC1 pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Event Counter mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC1 pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



**Event Counter Mode Timing Chart (T1EG=1)** 

Rev. 1.00 59 February 24, 2025



#### **Pulse Width Measurement Mode**


To select this mode, bits T1M1 and T1M0 in the TMR1C register should be set to "11" respectively. In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied to the external timer pin.

When operating in this mode the internal clock  $f_{PSC}$  is used as the timer clock. The clock source is from the Time Base prescaler, the division ratio is determined by the T1PSC2 $\sim$ T1PSC0 bits in the TMR1C register. After the other bits in the Timer Control Register have been properly configured, the enable bit T1ON, can be set high to enable the Timer/Event Counter, however it will not actually start counting until an active edge is received on the TC1 pin.

If the active Edge Selection bit T1EG is low, once a high to low transition has been received on the TC1 pin, the Timer/Event Counter will start counting based on the internal selected clock source until the TC1 pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Selection bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the TC1 pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will then be automatically reset to zero. It is important to note that in the pulse width measurement Mode, the enable bit is automatically reset to zero when the external control signal on the TC1 pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under application program control.

The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TC1 pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width measurement until the enable bit is set high again by the application program. In this way, single shot pulse measurements can be easily made. It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC1 is pin-shared with other pin functions, the TC1 pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Pulse Width Capture mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC1 pin if the internal clock source is still activated and the external signal continues to change state. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



Pulse Width Measurement Mode Timing Chart (T1EG=0)

Rev. 1.00 60 February 24, 2025



# **Programming Considerations**

When running in the Timer Mode, the internal timer clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the Pulse Width Measurement Mode, the internal timer clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronised with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small errors in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to operate in the Event Counter Mode, which again is an external event and not synchronised with the internal timer clock.

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, it should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bit in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The active edge selection, timer operating mode selection and clock source control bits in timer control register must also be correctly issued to ensure the timer is properly configured for the required applications. It is also important to ensure that a desired initial value is first loaded into the timer register before the timer is switched on. After the timer has been initialised the timer can be turned on and off by controlling the enable bit in the timer control register.

When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set to generate an interrupt signal. If the Timer/Event Counter interrupt is enabled this will in turn allow program branch to its interrupt vector. However irrespective of whether the interrupt is enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in the IDLE/SLEEP mode. This situation may occur if the Timer/Event Counter internal clock source is still activated or if the external signal continues to change state. In such cases, the Timer/Event Counter will continue to count and if an overflow occurs the device will be woken up. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the IDLE/SLEEP mode.

Rev. 1.00 61 February 24, 2025



# Analog to Digital Converter - BX66R002


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Converter Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into an 8-bit digital value. The external analog signal to be converted is determined by the SACS3~SACS0 bits. When the external analog signal is to be converted, the corresponding pin-shared control bits should first be properly configured and then desired external channel input should be selected using the SACS3~SACS0 bits. More detailed information about the A/D input signal selection will be described in the "A/D converter Control Registers" and "A/D Converter Input Signals" section respectively.

External Input Channels	A/D Signal Select Bits
4: AN0~AN3	SACS3~SACS0

The accompanying block diagram shows the internal structure of the A/D converter together with its associated registers and control bits.



A/D Converter Structure

# A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register exists to store the A/D Converter data 8-bit value. The remaining two registers, SADC0 and SADC1, are control registers which set the operating conditions and control function of the A/D converter.

Rev. 1.00 62 February 24, 2025



Register		Bit											
Name	7	6	5	4	3	2	1	0					
SADO	D7	D6	D5	D4	D3	D2	D1	D0					
SADC0	START	ADBZ	ADCEN	_	SACS3	SACS2	SACS1	SACS0					
SADC1	_	_	_	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0					

A/D Converter Register List

## A/D Converter Data Register - SADO

As the device contains an internal 8-bit A/D converter, it only requires a data register to store the converted value. This is the register SADO. After the conversion process takes place, the register can be directly read by the microcontroller to obtain the digitised conversion value. D0~D7 are the A/D conversion result data bits. The A/D data registers contents will be cleared if the A/D converter is disabled.

## SADO Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	Х	х	Х	Х	х	Х	Х	Х

Bit 7~0 **D7~D0**: A/D Converter data register bit 7~bit 0

# A/D Converter Control Registers - SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

# SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	_	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	_	R/W	R/W	R/W	R/W
POR	0	0	0	_	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag



will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register known as SADO will be unchanged.

Bit 4 Unimplemented, read as "0"

Bit 3~0 SACS3~SACS0: A/D converter external analog input channel selection

0000: AN0 0001: AN1 0010: AN2 0011: AN3

0100~1111: Non-existed channel, the input will be floating if selected.

## SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as

Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: External VREF pin

01: Internal A/D converter power, V<sub>DD</sub>

1x: External VREF pin

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" to select the internal A/D converter power as the reference voltage source. When the internal A/D converter power is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Otherwise, the external input voltage on VREF pin will be connected to the internal A/D converter power.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: f<sub>SYS</sub> 001: f<sub>SYS</sub>/2 010: f<sub>SYS</sub>/4 011: f<sub>SYS</sub>/8 100: f<sub>SYS</sub>/16 101: f<sub>SYS</sub>/32 110: f<sub>SYS</sub>/64 111: f<sub>SYS</sub>/128

## A/D Converter Reference Voltage

The actual reference voltage supply to the A/D converter can be supplied from the positive power supply,  $V_{DD}$ , or an external reference source supplied on pin VREF, determined by the SAVRS1~ SAVRS0 bits in the SADC1 register. When the SAVRS1~SAVRS0 bits are set to "01", the A/D converter reference voltage will come from the internal A/D converter power  $V_{DD}$ . Otherwise, if the SAVRS1~SAVRS0 bits are set to any other value except "01", the A/D converter reference voltage will come from the VREF pin. When the VREF pin is selected as the reference voltage supply pin, the relevant pin-shared control bits should first be properly configured to enable the VREF pin function as it is pin-shared with other functions. However, if the internal A/D converter power is

Rev. 1.00 64 February 24, 2025



selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin to A/D converter power  $V_{DD}$ .

## A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function control bits in the PASO and PAS1 registers determine whether the external input pins are set as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is set to be an A/D converter analog channel input, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are set through register programming, will be automatically disconnected if the pins are set as A/D inputs. Note that it is not necessary to first set the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function selection bits enable an A/D input, the status of the port control register will be overridden.

SACS[3:0]	Input Signals	Description			
0000~0011	AN0~AN3	External channel analog input ANn			
0100~1111	_	Non-existed channel, input is floating			

A/D Converter Input Signal Selection

## A/D Converter Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag in the interrupt control register will be set, and an internal A/D interrupt signal will be generated. If the A/D interrupt is enabled, this A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f<sub>SYS</sub>, can be chosen to be either f<sub>SYS</sub> or a subdivided version of f<sub>SYS</sub>. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f<sub>SYS</sub> and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t<sub>ADCK</sub>, is from 0.5μs to 10μs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, special care must be taken, as the values may be beyond the specified A/D Clock Period range.

Rev. 1.00 65 February 24, 2025



		A/D Clock Period (t <sub>ADCK</sub> )											
<b>f</b> sys	SACKS[2:0] =000 (f <sub>SYS</sub> )	SACKS[2:0] =001 (f <sub>sys</sub> /2)	SACKS[2:0] =010 (f <sub>sys</sub> /4)	SACKS[2:0] =011 (f <sub>sys</sub> /8)	SACKS[2:0] =100 (f <sub>SYS</sub> /16)	SACKS[2:0] =101 (f <sub>SYS</sub> /32)	SACKS[2:0] =110 (f <sub>SYS</sub> /64)	SACKS[2:0] =111 (f <sub>SYS</sub> /128)					
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *					
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *					
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *					
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *					

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry, a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by configuring the relevant pin-shared control bits, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

# **Conversion Rate and Timing Diagram**

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling takes 4 A/D clock periods and the data conversion takes 8 A/D clock periods. Therefore a total of 12 A/D clock periods for an analog signal A/D conversion which is defined as  $t_{ADC}$  are necessary.

#### Maximum single A/D conversion rate= $1 \div (A/D \text{ clock period} \times 12)$

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for an A/D conversion is 12 t<sub>ADCK</sub> where t<sub>ADCK</sub> is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Rev. 1.00 66 February 24, 2025



# Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
  - Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.
- Step 2
   Enable the A/D converter by setting the ADCEN bit in the SADC0 register to one.
- Step 3

The corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bits.

- Step 4
  - Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. If the reference voltage is selected from V<sub>DD</sub>, ensure the VREF pin function not be selected by configuring the PAS0 register.
- Step 5
  - If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.
- Step 6
   The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.
- Step 7

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADO register.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

### **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to zero in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

### A/D Conversion Function

As the device contains a 8-bit A/D converter, its full-scale converted digitised value is equal to FFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{\text{REF}}$ , this gives a single bit analog input value of reference voltage value divided by 256.

$$1 LSB=V_{REF} \div 256$$


The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value×(V<sub>REF</sub>÷256)



The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V<sub>REF</sub> level.

Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage source determined by the SAVRS1~SAVRS0 bits.



Ideal A/D Transfer Function

# A/D Conversion Programming Examples

The following two programming examples illustrate how to set and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

## Example 1: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                       ; disable ADC interrupt
                       ; select A/D input signal from external channel, reference voltage
mov a,03h
                       ; from V_{DD},
mov SADC1,a
                       ; and f_{\text{SYS}}/8 as A/D clock
mov a,03h
mov PASO, a
                       ; set PASO to configure pin ANO
mov a,20h
mov SADCO, a
                       ; enable the A/D converter and connect ANO channel to A/D converter
start conversion:
clr START
                       ; high pulse on start bit to initiate conversion
set START
                       ; reset A/D
clr START
                       ; start A/D
polling EOC:
sz ADBZ
                       ; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp polling EOC
                       ; continue polling
mov a, SADO
                       ; read byte conversion result value
mov SADO buffer, a
                       ; save result to user defined register
jmp start conversion ; start next A/D conversion
```

Rev. 1.00 68 February 24, 2025



## Example 2: using the interrupt method to detect the end of conversion


```
clr ADE
                     ; disable ADC interrupt
mov a,03h
                     ; select A/D input signal from external channel, reference voltage
                      ; from V_{DD},
mov SADC1,a
                     ; and f_{\text{SYS}}/8 as A/D clock
mov a,03h
mov PASO,a
               ; set PASO to configure pin ANO
mov a,20h
mov SADCO,a ; enable the A/D converter and connect ANO channel to A/D converter
start conversion:
             ; high pulse on START bit to initiate conversion
clr START
                     ; reset A/D
set START
clr START
                     ; start A/D
clr ADF
                     ; clear ADC interrupt request flag
                ; enable ADC INCLI.; enable global interrupt
set ADE
set EMI
; ADC interrupt service routine
ADC ISR:
mov acc stack,a ; save ACC to user defined memory
mov a,STATUS
mov status stack,a ; save STATUS to user defined memory
mov a,SADO ; read byte conversion result value mov SADO_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer requires microcontroller attention, its corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to its needs. The devices contain several external interrupt and internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by internal functions including the Timer/Event Counter and Time Base, etc.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagram with their order of priority. All interrupt sources have their own individual vector.



Note: The A/D Converter function is only for BX66R002. Interrupt Structure

## **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into two categories. The first is the INTC0~INTC1 register which sets the primary interrupts, the second is the INTEG register to set the external interrupt trigger edge type.

The interrupt register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
INT Pin	INTE	INTF	_
Time Base	TBE	TBF	_
Timer/Event Counter	TnE	TnF	n=0~1
A/D Converter – Only for BX66R002	ADE	ADF	_

**Interrupt Register Bit Naming Conventions** 

Rev. 1.00 70 February 24, 2025



Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG	_	_	_	_	_	_	INTS1	INTS0			
INTC0	_	T0F	TBF	INTF	T0E	TBE	INTE	EMI			
INTC1 (BX68R002)	_	_	_	T1F	_	_	_	T1E			
INTC1 (BX66R002)	_	_	ADF	T1F	_	_	ADE	T1E			

Interrupt Register List

# • INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INTS1	INTS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt edge control for INT pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

## INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	T0F	TBF	INTF	T0E	TBE	INTE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 T0F: Timer/Event Counter 0 interrupt request flag

0: No request1: Interrupt request

Bit 5 TBF: Time Base interrupt request flag

0: No request1: Interrupt request

Bit 4 INTF: INT interrupt request flag

0: No request1: Interrupt request

Bit 3 T0E: Timer/Event Counter 0 interrupt control

0: Disable 1: Enable

Bit 2 TBE: Time Base interrupt control

0: Disable 1: Enable

Bit 1 INTE: INT interrupt control

0: Disable1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable



Bit 4

# • INTC1 Register - BX68R002

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	T1F	_	_	_	T1E
R/W	_	_	_	R/W	_	_	_	R/W
POR	_	_	_	0	_	_	_	0

Bit 7~5 Unimplemented, read as "0"

T1F: Timer/Event Counter 1 interrupt request flag

0: No request1: Interrupt request

Bit 3~1 Unimplemented, read as "0"

Bit 0 T1E: Timer/Event Counter 1 interrupt control

0: Disable 1: Enable

### • INTC1 Register - BX66R002

Bit	7	6	5	4	3	2	1	0
Name	_	_	ADF	T1F	_	_	ADE	T1E
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 4 T1F: Timer/Event Counter 1 interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 ADE: A/D Converter interrupt control

0: Disable 1: Enable

Bit 0 T1E: Timer/Event Counter 1 interrupt control

0: Disable 1: Enable

# **Interrupt Operation**

When the conditions for an interrupt event occur, such as a timer overflow, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Rev. 1.00 72 February 24, 2025



Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the Interrupt Structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

## **External Interrupt**

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pullhigh resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

## **Timer/Event Counter Interrupt**

An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, TnF, is set, which occurs when the Timer/Event Counter overflows. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Timer/Event Counter Interrupt enable bit, TnE, must first be set. When the interrupt is enabled, the stack is not full and the Timer/Event Counter overflows, a subroutine call to its interrupt vector, will take place. When the interrupt is serviced, the Timer/Event Counter Interrupt flag, TnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### A/D Converter Interrupt – BX66R002

An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D

Rev. 1.00 73 February 24, 2025




conversion process has ended, a subroutine call to the A/D Interrupt vector, will take place. When the A/D Converter Interrupt is serviced, the A/D Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

## **Time Base Interrupt**

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signals from the timer function. When this happens its interrupt request flag TBF will be set. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its interrupt vector location will take place. When the interrupt is serviced, the interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f<sub>PSC</sub>, originates from the internal clock source f<sub>SYS</sub>, f<sub>SYS</sub>/4 or f<sub>SUB</sub> and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL[1:0] bits in the TBC register. It should be noted that as the Time Base clock source is the same as the Timer/Event Counter clock source, care should be taken when programming.



**Time Base Interrupt** 

### • TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	_	CLKSEL1	CLKSEL0	_	TB2	TB1	TB0
R/W	R/W	_	R/W	R/W	_	R/W	R/W	R/W
POR	0	_	0	0	_	0	0	0

Bit 7 **TBON**: Time Base control

0: Disable 1: Enable

Bit 6 Unimplemented, read as "0"

Bit  $5\sim4$  CLKSEL1~CLKSEL0: Prescaler clock source  $f_{PSC}$  selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

Bit 3 Unimplemented, read as "0"

Bit 2~0 **TB2~TB0**: Time Base Time-out period selection

 $\begin{array}{l} 000:\ 2^4/f_{PSC} \\ 001:\ 2^5/f_{PSC} \\ 010:\ 2^6/f_{PSC} \\ 011:\ 2^6/f_{PSC} \\ 100:\ 2^8/f_{PSC} \\ 101:\ 2^9/f_{PSC} \\ 110:\ 2^{10}/f_{PSC} \\ 111:\ 2^{11}/f_{PSC} \end{array}$ 

Rev. 1.00 74 February 24, 2025



## **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

## **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.00 75 February 24, 2025




## **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the IDE software development tools. As these options are programmed into the devices using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options			
EV Chip Opti	EV Chip Options			
1	EV chip selection: 0: EV for BX68R002 1: EV for BX66R002			
I/O Pin-Share	ed Options			
2	RES pin reset function selection:  0: I/O port  1: RES pin			
LVR Options				
3	LVR function selection: 0: Enable 1: Disable			
4	LVR voltage selection: 00: 1.9V 01: 2.1V 10: 3.15V 11: 4.2V			

## **Application Circuits**



Note: "\*" Recommended component for added ESD protection.

Rev. 1.00 76 February 24, 2025

<sup>&</sup>quot;\*\*" Recommended component in environments where power line noise is significant.



### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of the microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

## **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

## **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

## **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 77 February 24, 2025



## **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

## **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, all microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.00 78 February 24, 2025



## **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

### **Table Conventions**

x: Bits immediate datam: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	Pro-	,	. 3
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 Note	Z, C, AC, OV
ADD A.x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 Note	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	C
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	7
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A.x	Logical AND immediate Data to ACC	1	Z
OR A.x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 Note	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & De	· · · · · · · · · · · · · · · · · · ·		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate	,		
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Operation	1		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Opera	ation		
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

Rev. 1.00 80 February 24, 2025



## **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  ( Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ <br/>PDF  $\leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

## BX66R002/BX68R002 Cost-Effective OTP MCU



**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

 $\begin{array}{ll} \text{Operation} & \quad & \text{ACC} \leftarrow [m] \\ \text{Affected flag(s)} & \quad & \text{None} \\ \end{array}$ 

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV** [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None



**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

Rev. 1.00 84 February 24, 2025



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

C Affected flag(s)

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

 $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ Operation

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

[m].7 ← C

 $C \leftarrow [m].0$ 

Affected flag(s) C



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{FFH} \\ \text{Affected flag(s)} & \text{None} \end{array}$ 

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i  $\leftarrow$  1 Affected flag(s) None



**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m].  $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C

**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None



**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 $\sim$ ACC.0  $\leftarrow$  [m].7 $\sim$ [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

**TABRD [m]** Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer (TBHP and TBLP or only

TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to

TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

Rev. 1.00 88 February 24, 2025

## BX66R002/BX68R002 Cost-Effective OTP MCU



XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.00 89 February 24, 2025



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

Rev. 1.00 90 February 24, 2025



# 8-pin SOP (150mil) Outline Dimensions







Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.236 BSC			
В	0.154 BSC			
С	0.012 — 0.020			
C'	0.193 BSC			
D	_	_	0.069	
E	0.050 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Cumbal	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	6.00 BSC			
В	3.90 BSC			
С	0.31	_	0.51	
C'	4.90 BSC			
D	1.75			
E	1.27 BSC			
F	0.10	_	0.25	
G	0.40	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	

Rev. 1.00 91 February 24, 2025



# 10-pin SOP (150mil) Outline Dimensions








Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
А	0.236 BSC			
В	0.154 BSC			
С	0.012	_	0.018	
C'	0.193 BSC			
D	_	_	0.069	
E	0.039 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	


Cumbal	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	6.00 BSC			
В		3.90 BSC		
С	0.30 — 0.45			
C'	4.90 BSC			
D	_	_	1.75	
E	1.00 BSC			
F	0.10	_	0.25	
G	0.40	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	

Rev. 1.00 92 February 24, 2025



# 16-pin NSOP (150mil) Outline Dimensions







Cumbal	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.236 BSC			
В	0.154 BSC			
С	0.012 — 0.020			
C'	0.390 BSC			
D	_	0.069		
E	0.050 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm			
Syllibol	Min.	Nom.	Max.	
A	6.00 BSC			
В	3.90 BSC			
С	0.31 — 0.51			
C'	9.90 BSC			
D	_	_	1.75	
E	1.27 BSC			
F	0.10	_	0.25	
G	0.40	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	

Rev. 1.00 93 February 24, 2025



Copyright® 2025 by XINQUN SEMICONDUCTOR (XIAMEN) INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, XINQUN does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. XINQUN disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. XINQUN disclaims all liability arising from the information and its application. In addition, XINQUN does not recommend the use of XINQUN's products where there is a risk of personal hazard due to malfunction or other reasons. XINQUN hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of XINQUN's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold XINQUN harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of XINQUN (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by XINQUN herein. XINQUN reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.00 94 February 24, 2025